



# DATA SHEET

by

**SYNTEK<sup>®</sup>**

=====**STK6012Px-3V**=====

**GP 8051 Microcontroller**

*1.3*

**DESIGN CENTER**

6F, YU FENG BLDG. 317 SUNG-CHIANG RD., TAIPEI, TAIWAN, R.O.C.

TEL: 886-2-25056383

FAX: 886-2-25064323

**HEADQUARTER**

3F, NO.24-2, INDUSTRY E.RD., IV, SCIENCE-BASED INDUSTRIAL PARK, HSINCHU, TAIWAN, R.O.C.

TEL: 886-3-5773181

FAX: 886-3-5778010

© Copyright SYNTEKT SEMICONDUCTOR Corporation & Licensors (2000). All rights reserved



## ***Caution!***

**The information in this document is subject to change without notice and does not represent a commitment on part of the vendor, who assumes no liability or responsibility for any errors that may appear in this data sheet.**

**No warranty or representation, either expressed or implied, is made with respect to the quality, accuracy, or fitness for any particular part of this document. In no event DCNT the manufacturer be liable for direct, indirect, special, incidental or consequential damages arising from any defect or error in this data sheet or product. Product names appearing in this data sheet are for identification purpose only, and trademarks and product names or brand names appearing in this document are property of their respective owners.**

**No part of this data sheet may be reproduced, transmitted, or transcribed without the expressed written permission of the manufacturer and authors of this data sheet.**



## STK6012Px-3V Data Sheet

## Contents

Item	Page
1. <a href="#">Introduction</a> .....	5
1.1 <a href="#">Brief Description</a> .....	5
1.2 <a href="#">Features</a> .....	5
2. <a href="#">Pin Diagram</a> .....	6
3. <a href="#">Pin Definition</a> .....	8
4. <a href="#">Description of Functions</a> .....	9
4.1 <a href="#">8051 Core</a> .....	9
4.2 <a href="#">Memory Allocation</a> .....	9
4.2.1 <a href="#">Specific Function Register (SFR)</a> .....	9
4.2.1.1 <a href="#">Specific Function Register (Extra)</a> .....	10
4.2.2 <a href="#">Internal Data Memory</a> .....	11
4.2.3 <a href="#">Auxiliary Memory</a> .....	11
4.2.4 <a href="#">Extra Specific Function Register (XFR)</a> .....	11
4.2.5 <a href="#">Program Memory</a> .....	11
4.2.6 <a href="#">System Reset</a> .....	11
4.2.6.1 <a href="#">External Reset</a> .....	11
4.2.6.2 <a href="#">Low Voltage Reset</a> .....	11
4.2.6.3 <a href="#">Watchdog Timer Reset</a> .....	11
4.3 <a href="#">I/O Port</a> .....	12
4.4 <a href="#">A/D Converter</a> .....	12
4.5 <a href="#">Watchdog Timer</a> .....	12
4.6 <a href="#">Pulse Width Modulator</a> .....	13
4.7 <a href="#">Program Update Function</a> .....	13
4.7.1 <a href="#">Application Layer</a> .....	13
4.7.2 <a href="#">Setting Layer</a> .....	14
4.7.3 <a href="#">EEPROM Read/Write Layer</a> .....	15
5. <a href="#">Electrical Characteristics</a> .....	16
5.1 <a href="#">DC Characteristics</a> .....	16
5.2 <a href="#">AC Characteristics</a> .....	16
6. <a href="#">Register</a> .....	17
6.1 <a href="#">I/O Pin Function Control Register</a> .....	17
6.1.1 <a href="#">ADC Input Selection Register</a> .....	17



6.1.2	<a href="#"><u>PWM Output Selection Register</u></a> .....	17
6.1.3	<a href="#"><u>PWM Frequency and Resolution Selection Register</u></a> .....	18
6.2	<a href="#"><u>PWM Register</u></a> .....	18
6.3	<a href="#"><u>A/D Converter Register (ADCR)</u></a> .....	19
6.4	<a href="#"><u>Watchdog Timer Register (WDT)</u></a> .....	20
6.5	<a href="#"><u>Program Update Function (ISP) Register</u></a> .....	20
6.5.1	<a href="#"><u>ISP Slave Address Control Register (ISPSA)</u></a> .....	20
6.5.2	<a href="#"><u>ISP Enable Control Register (ISPEA)</u></a> .....	21
Appendix A	<a href="#"><u>List of All the Registers</u></a> .....	22
Appendix B	<a href="#"><u>Order Information</u></a> .....	23



## 1. Introduction

### 1.1 Brief Description

STK6012Px-3V is an 8-bit microprocessor and compatible with a 8051 processor standard; it includes a 8051 core comprising a 128k-byte program flash memory and providing the system an ISP function for upgrade of program, a 1K-byte static memory, 4 sets of 8-bit I/O ports, a set of extra 4-bit I/O port, two 16-bit timers/counters, a serial transmission interface, 5 interrupt sources, a watchdog timer, 5 sets of pulse width modulation converters, and a set of 4-channel 6-bit A/D converter.

### 1.2. Features

- A 8051 processor standard
- 3.3V power supply
- Embedded with a 128k-byte program flash memory and providing the system an ISP function for upgrade of program
- A 1K-byte static memory embedded
- Optional maximum 4-channel 6-bit A/D converter
- Optional maximum 5 pulse width modulation converters
- Two 16-bit timers/counters
- Full-duplex serial transmission interfaces
- A watchdog timer programmable
- Optional maximum 36 bi-directional I/O pins
- Low-voltage reset circuit
- Interrupt wake-up (INT0# or INT1#) coming from outside at power-saving mode
- P3.5/T1 working as a selection pin used for Flash 128K Bytes bank
- Packaging with 40-pin DIP, 42-pin SDIP, 44-pin PLCC, 44-pin QFP, or 48-pin LQFP available



## 2. Pin Diagram

### 40 Pin PDIP


P1.0/PWM0	1	40	V <sub>DD</sub>
P1.1/PWM1	2	39	P0.0
P1.2/PWM2	3	38	P0.1
P1.3/PWM3	4	37	P0.2
P1.4/PWM4	5	36	P0.3
P1.5	6	35	P0.4
P1.6	7	34	P0.5
P1.7	8	33	P0.6
RST	9	32	P0.7
P3.0/RXD	10	31	EA#
P3.1/TXD	11	30	ALE
P3.2/INT0#	12	29	PSEN#
P3.3/INT1#	13	28	P2.7
P3.4/T0	14	27	P2.6
P3.5/T1	15	26	P2.5
P3.6/WR#	16	25	P2.4
P3.7/RD#	17	24	P2.3
X2	18	23	P2.2
X1	19	22	P2.1
V <sub>SS</sub>	20	21	P2.0

### 42 Pin SDIP


P4.2/AD2	1	42	V <sub>DD</sub>
P1.0/PWM0	2	41	P0.0
P1.1/PWM1	3	40	P0.1
P1.2/PWM2	4	39	P0.2
P1.3/PWM3	5	38	P0.3
P1.4/PWM4	6	37	P0.4
P1.5	7	36	P0.5
P1.6	8	35	P0.6
P1.7	9	34	P0.7
RST	10	33	EA#
P3.0/RXD	11	32	ALE
P3.1/TXD	12	31	PSEN#
P3.2/INT0#	13	30	P2.7
P3.3/INT1#	14	29	P2.6
P3.4/T0	15	28	P2.5
P3.5/T1	16	27	P2.4
P3.6/WR#	17	26	P2.3
P3.7/RD#	18	25	P2.2
X2	19	24	P2.1
X1	20	23	P2.0
V <sub>SS</sub>	21	22	P4.0/AD0



### 44 Pin PLCC




### 44 Pin PQFP





48 Pin LQFP



3. Pin Definition

Pin Name	Pin Count					I/O	Description of the Functions
	P	S	P	P	L		
	D	D	L	Q	Q		
	40	42	44	44	48		
P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7	39 38 37 36 35 34 33 32	41 40 39 38 37 36 35 34	43 42 41 40 39 38 37 36	37 36 35 34 33 32 31 30	40 39 38 37 35 34 33 32	I/O	General I/O port (open drain)
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7	1 2 3 4 5 6 7 8	2 3 4 5 6 7 8 9	2 3 4 5 6 7 8 9	40 41 42 43 44 43 42 41	43 44 45 46 47 1 2 3	I/O	General I/O port (open drain)
P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7	21 22 23 24 25 26 27 28	23 24 25 26 27 28 29 30	24 25 26 27 28 29 30 31	18 19 20 21 22 23 24 25	19 20 21 22 23 25 26 27	I/O	General I/O port (open drain)





P3.0/RXD	10	11	11	5	5	I/O	P3.0~P3.7: general I/O port (open drain) RXD: serial signal input pin (open drain) TXD: serial signal output pin (open drain) INT0: external interrupt input signal pin 0, active low (open drain) INT1: external interrupt input signal pin 1, active low (open drain) T0: timer/counter input signal pin 0 (open drain) T1: timer/counter input signal pin 1 (open drain) WR#: external data memory write signal pin, active low (open drain) RD#: external data memory read signal pin, active low (open drain) Note: P3.5/T1 works as a selection pin used for Flash 128K Bytes bank.
P3.1/TXD	11	12	13	7	7		
P3.2/INT0#	12	13	14	8	8		
P3.3/INT1#	13	14	15	9	9		
P3.4/T0	14	15	16	10	10		
P3.5/T1	15	16	17	11	11		
P3.6/WR#	16	17	18	12	13		
P3.7/RD#	17	18	19	13	14		
P4.0	-	22	23	17	18	I/O	General I/O port
P4.1	-	-	34	28	30		
P4.2	-	1	1	39	42		
P4.3	-	-	12	6	6		
PWM0	1	2	2	40	43	O	Pulse width modulation converter output (CMOS)
PWM1	2	3	3	41	44		
PWM2	3	4	4	42	45		
PWM3	4	5	5	43	46		
PWM4	5	6	6	44	47		
AD0	-	22	23	17	18	I	A/D conversion input pin
AD1	-	-	34	28	30		
AD2	-	1	1	39	42		
AD3	-	-	12	6	6		
X2	18	19	20	14	15	O	Operating frequency output pin
X1	19	20	21	15	16	I	Operating frequency input pin
RST	9	10	10	4	4	I	System reset pin, active high
ALE	30	32	33	27	29	O	External memory address latch enable signal
PSEN#	29	31	32	26	28	O	External program memory storage enable signal, active low
EA#	31	33	35	29	31	I	External program memory enable signal, active low
V <sub>DD</sub>	40	42	44	38	41	-	+3.3 V power supply pin
V <sub>SS</sub>	20	21	22	16	17	-	GND pin

## 4. Description of the Functions

### 4.1 8051 Core

STK6012Px-3V processor core is compatible with the 8051 standard; it is provided with a 256-byte static memory, a specific function register, two timers/counters, five interrupt sources, and a serial transmission interface, in which program is kept in a 128K-byte. Flash.P3.5/T1 is an output pin used for Flash 128K Bytes bank.

### 4.2 Memory Allocation

#### 4.2.1 Specific Function Register (SFR)

The specific function register is the same as a standard one except **P4** (D8h) and **CHIPCON** (BFh) registers.

#### STK6012Px-3V Specific Function Register

F8								FF
F0	B							F7
E8								EF
E0	ACC							E7



D8	P4								DF
D0	PSW								D7
C8									CF
C0									C7
B8	IP							CHIPCON	BF
B0	P3								B7
A8	IE								AF
A0	P2								A7
98	SCON	SBUF							9F
90	P1								97
88	TCON	TMOD	TL0	TL1	TH0	TH1			8F
80	P0	SP	DPL	DPH				PCON	87

#### 4.2.1.1 Specific Function Register (Extra)

Address: D8h – Read/Write

Initial Value: 0Fh

7								0
-	-	-	-	P43	P42	P41	P40	

**P4** (r/w): Port4 can be independently addressed and it is applied in a manner as the other ports

Address: BFh – Write-Only

Initial Value: 00h

7							0
-	-	-	XRAMen	ALEdis	CPUclk	-	-

Bit 4~2	0/1	Function
<b>XRAMen</b>	<b>0</b>	Internal auxiliary memory is not used (initial value).
	<b>1</b>	Internal auxiliary memory is used
<b>ALEdis</b>	<b>0</b>	ALE pin output is enabled (initial value)
	<b>1</b>	ALE pin output is disabled to lower EMI.
<b>CPUclk</b>	<b>0</b>	CPU works at a general operating frequency (initial value).
	<b>1</b>	CPU works at a double operating frequency.

#### 4.2.2 Internal Data Memory

The internal 256-byte memory of STK6012Px-3V is identical to 8052 standard.

#### 4.2.3 Auxiliary Memory

All the 768 bytes of the auxiliary memory are defined in the addresses 0000h-02FFh of the extra data memory of 8051. Program can use “**MOVX @Ri**” to access the addresses 0000h – 00FFh of auxiliary memory or can use “**MOVX @DPTR**” to access the addresses 0000h – 02FFh of auxiliary memory. After reset, this auxiliary memory is disabled, and when it is used next time, the “XRAMen” bit in CHIPCON register must be set to “1”. When the auxiliary memory is used, the instruction “MOVX” will permanently access the internal auxiliary memory. Access of program from the auxiliary memory does not impact the signals of port 0, port 2, WR#, and RD#.

#### 4.2.4 Extra Specific Function Register (XFR)

The extra specific function memory is defined in the addresses 0F00h – 0FFFh of the external memory of 8051, and program can use “**MOVX**” to access the register.

#### 4.2.5 Program Memory

It is a 128K flash program memory, address of which ranges from 0000h to FFFFh.

#### 4.2.6 System Reset

##### 4.2.6.1 External Reset

At high level, the system reset pin will give birth to reset request.

##### 4.2.6.2 Low Voltage Reset

When power voltage is not stable and the voltage level is lower than 75% VDD within a period of time, LVR will issue a reset signal to reset the CPU. When power recovers from 75% VDD, LVR stays around the reset state and 414 clock cycles are maintained, thereby stabilizing the oscillation frequency for normal operation of CPU.

##### 4.2.6.3 Watchdog Timer Reset

When users use the watchdog timer, the timer will send a reset signal to reset CPU if it is not cleared in the overflow time.



### 4.3 I/O Port

Ports 0, 2, 3, and 4 are I/O pins of open drain, and they can be used for input and output; when high potential is output, an additional pull-high resistor must be externally connected.

Port 1 is an I/O pin of open drain; when PWM of port 1 is enabled, the enabled pin is CMOS output. If a general I/O pin functioning as output is selected, an additional pull-high resistor must be externally connected.

P3.5/T1 is an output pin used for Flash 128K Bytes bank; do not use this pin in all application.

### 4.4 A/D Converter

STK6012Px-3V is embedded with a 4-channel 6-bit A/D converter. Software can be used to set bits CH3/CH2/CH1/CH0 to select a correct channel to be used. After an input channel is selected, ADC starts conversion. After conversion, the data is stored in ADC result register. If users want to execute a new ADC conversion, please re-set bits CH3/CH2/CH1/CH0 to completely implement the ADC conversion. The replacement rate of ADC can be gained at 1536/Frequency. (For example, at 12MHz, the replacement rate is around 128 $\mu$ s.)

Cross Reference of Analog/Digital at 0V to 3.3V ( $V_{DD}=3.3V$ ):

Digital	Analog	Digital	Analog	Digital	Analog	Digital	Analog
0/h	--	10/h	0.825	20/h	1.65	30/h	2.475
1/h	0.0516	11/h	0.8766	21/h	1.7	31/h	2.527
2/h	0.1031	12/h	0.9281	22/h	1.753	32/h	2.578
3/h	0.1546	13/h	0.9797	23/h	1.804	33/h	2.63
4/h	0.2063	14/h	1.0313	24/h	1.856	34/h	2.681
5/h	0.2578	15/h	1.0828	25/h	1.907	35/h	2.734
6/h	0.3093	16/h	1.1344	26/h	1.959	36/h	2.784
7/h	0.3609	17/h	1.1859	27/h	2.01	37/h	2.836
8/h	0.4125	18/h	1.2375	28/h	2.06	38/h	2.888
9/h	0.464	19/h	1.289	29/h	2.114	39/h	2.939
A/h	0.5156	1A/h	1.34	2A/h	2.166	3A/h	2.99
B/h	0.5672	1B/h	1.392	2B/h	2.217	3B/h	3.042
C/h	0.6188	1C/h	1.444	2C/h	2.268	3C/h	3.093
D/h	0.6703	1D/h	1.495	2D/h	2.32	3D/h	3.145
E/h	0.7218	1E/h	1.547	2E/h	2.372	3E/h	3.197
F/h	0.7734	1F/h	1.598	2F/h	2.423	3F/h	3.25


### 4.5 Watchdog Timer

The timer will send a reset signal to reset CPU in the case of overflow. Users can set the EWDT bit to enable the watchdog timer. When system is reset, this function is disabled. Further, users can also

set the WDT register to adjust the overflow time.

#### 4.6 Pulse Width Modulator

STK6012Px-3V provides 5 pulse width modulators, and all 8-bit **PWMDA** registers control the PWM DAC conversion outputs, respectively. The output signal pin is shared by general I/O ports. Users can set corresponding PWM outputs in the **PADOPT** register. Here, two types of PWM frequency outputs are provided for selections, and users can set PWMf bit and select one of them according to an operating frequency required; additionally, different regulation levels of resolutions are provided for users to flexibly use. (For the related registers, refer to **I/O Pin Function Register**.)



**Output Waveform from the Pulse Width Modulator**

#### 4.7 Program Update Function (ISP)

Regarding the program update function of STK6012Px-3V, 3 layers - application layer, setting layer, and EEPROM read/write layer in order - are used to deal with such a work, and these 3 layers are described below together with their respective functions.

Layer Name	Function
Application Layer	<ul style="list-style-type: none"> <li>To define how to enter the program modification mode(It can use UART, key, and several I/Os to implement the task.)</li> <li>To detect when to enter the program modification mode</li> </ul>
Setting Layer	<ul style="list-style-type: none"> <li>To designate a bank among 64 banks to read/write</li> <li>To set EEPROM slave address, page deletion, or entire chip deletion</li> </ul>
EEPROM Read/Write Layer	<ul style="list-style-type: none"> <li>Each bank is equal to a standard 2K EEPROM.</li> <li>Standard EEPROM instructions are used for read/write.</li> <li>Completely compatible with 24C16</li> </ul>

##### 4.7.1 Application Layer

When power is on or system is reset, program executes the deserved application program until users



enter the program update function to use. Entering the Program Update Function subroutine, the users must follow the execution steps listed below:

- (1) Disable watchdog timer and all interrupts,
- (2) Write ISP slave address to ISP control register,
- (3) Write a value, “93h”, to ISP control register, and
- (4) CPU is made to enter idle mode.

#### 4.7.2 Setting Layer

At this layer, users can serve the 128K-Byte Flash as 64 EEPROMs (it works like 24C16, so in this datasheet we name it "EEPROM\_like"). There is a manner of transmission:

Write: S-tttttt0k-000000wwk-ddddddddk-P

Symbol	Descriptor
S	Start bit
P	Stop bit
tttttt	ISP slave address
ww	Instruction address
k	Slave response
K	Host response
ddddddd	Data byte

#### Instruction Address:

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h(w)	SDP	SDUP	ERASE	BLANK				CPUclr
01h(w)			BANK5	BANK4	BANK3	BANK2	BANK1	BANK0
02h(w)	EPSadr							

#### 00h(w): Bit 7~4 and Bit 0

Symbol	Function
SDP	Software protection; users must set the bit after program update.
SDUP	Cancellation of software protection; users must set the bit before program update.
ERASE	Deletion of each page (128 bytes) in flash
BLANK	Deletion of the whole flash
CPUclr	Reset of the STK6012Px-3V

**Attention: only one bit of the foregoing 6 bits can be set once at a time; when stop bit is received, it is cleared.**

#### 01h(w): Bit 5~0

Symbol	Function
BANK 5~0	Selection of EEPROM_like bank; you can randomly select a EEPROM_like to access.

**02h(w): Bit 7~4**

Symbol	Function
EPSladr	An EEPROM like slave address

**4.7.3 EEPROM Read/Write Layer**

The steps of updating the program of STK6012Px-3V is described below:

1. Define the EEPROM\_like slave address,
2. Set SDUP bit to disable the Flash software protection,
3. Define EEPROM\_like block,
4. Set ERASE/BLANK bit for block-erase/chip-erase Flash,
5. Serve the Read/Write EEPROM\_like as an EEPROM standard,
6. Set SDP bit to enable Flash software protection,
7. Set CPUclr bit to reset STK6012Px-3V.

Repeat steps 4~6 to read and write all data.

There are 4 ways of transmission in EEPROM\_like:

For a single byte write: S-ttttAAA0-k-wwwwwww-k-dddddd-k-P

For a page write: S-ttttAAA0-k-wwwwwww-k-dddddd-k-dddddd-k- ... -P

For a random read: S-ttttAAA0-k-wwwwwww-k(-P)-S-ttttAAA1-k-dddddd-K-P

For a sequential read: S-ttttAAA0-k-wwwwwww-k(-P)-S-ttttAAA1-k-dddddd-K-dddddd-K- ... -P

Symbol	Description
S	Start bit
P	Stop bit
tttt	EEPROM like Slave Address
AAA	Page Block Address
wwwwwww	Word Address
k	Acknowledge from Slave
K	Acknowledge from Host
ddddddd	Data bit



## 5. Electrical Characteristics

The maximum absolute values are listed below:

1. Input/output voltage with respect to GND:  $-0.3 \sim V_{DD} + 0.3V$
2. DC power supply voltage ( $V_{DD}$ ):  $-0.3 \sim 3.6V$
3. Operating temperature for power supply:  $0 \sim 70^{\circ}C$
4. Storage temperature:  $-25 \sim 125^{\circ}C$

### 5.1 DC Characteristics

Testing Conditions:  $V_{dd} = 3.3V$ ,  $T_a(\max) = 75^{\circ}C$ ,  $X1/X2 = 12MHz$

Parameter	Symbol	Specification			Conditions
		Min.	Max.	Unit	
Operating Voltage	Vdd	3.0	3.6	V	
Operating Current	Idd		9.5	mA	Vdd=3.3V, Test Pattern: PP33
Power-Down Mode (PWDN)	Idwn		100	$\mu A$	Vdd=3.3V, No External Pull-Up
Idle Mode (IDLE)	Idle		4.0	mA	Vdd=3.3V, No External Pull-Up
Input Current (Pull-Up) EA		-5	-40	$\mu A$	Vdd=3.3V Vin=0.0V
Input Current (Pull-Down) RST		20	100	$\mu A$	Vdd=3.3V Vin=3.3V
Input Leakage Current	Iil/Iih	-5	5	$\mu A$	Vdd=3.3V $0V < V_{in} < V_{dd}$
Output High Voltage (CMOS) P1.0/PWM0, P1.1/PWM1 P1.2/PWM2, P1.3/PWM3 P1.4/PWM4	Voh1	2.5		V	Vdd=3.3V Ioh=-4mA
Output High Voltage (8051 Standard) P1, P2, P3, and P4	Voh2	2.1		V	Vdd=3.3V Ioh=-100 $\mu A$
Output Low Voltage P0, P1, P2, P3, and P4, ALE and PSEN	Vol		0.4	V	Vdd=3.3V Iol=5mA
Input High Voltage	Vih	2.4	Vdd+0.2	V	Vdd=3.3V
Input Low Voltage	Vil	0	0.4	V	Vdd=3.3V

### 5.2 AC Characteristics

Testing Conditions:  $T_a = 0 \sim 70^{\circ}C$ ,  $V_{DD}=3.3V$ , and  $V_{SS}=0V$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Oscillation Frequency	fXtal			12		MHz
PWM DAC Frequency	fDA	fXtal=12MHz	46.875		94.86	KHz





## 6. Register

### 6.1 I/O Pin Function Control Register

Some I/O pins and special functions are made available only after users define them.

#### 6.1.1 ADC Input Selection Register

Address: F50h - Write-Only

Initial Value: 00h

7	0
-	-
-	-
-	-
-	-
AD3E	AD2E
AD1E	AD0E

Bits 3~0	0/1	Function
AD3E	0	The I/O pin (P4.3/AD3) is used as P4.3 (initial value)
	1	The I/O pin (P4.3/AD3) is used as AD3.
AD2E	0	The I/O pin (P4.2/AD2) is used as P4.2 (initial value).
	1	The I/O pin (P4.2/AD2) is used as AD2.
AD1E	0	The I/O pin (P4.1/AD1) is used as P4.1 (initial value).
	1	The I/O pin (P4.1/AD1) is used as AD1.
AD0E	0	The I/O pin (P4.0/AD0) is used as P4.0 (initial value).
	1	The I/O pin (P4.0/AD0) is used as AD0.

#### 6.1.2 PWM Output Selection Register

Address: F51h - Write-Only

Initial Value: 00h

7	0
-	-
-	-
-	-
-	-
PWM4E	PWM3E
PWM2E	PWM1E
PWM0E	PWM0E

Bits 4~0	0/1	Function
PWM4E	0	The I/O pin (P1.4/PWM4) is used as P1.4 (initial value).
	1	The I/O pin (P1.4/PWM4) is used as PWM4.
PWM3E	0	The I/O pin (P1.3/PWM3) is used as P1.3 (initial value).
	1	The I/O (P1.3/PWM3) pin is used as PWM3.
PWM2E	0	The I/O (P1.2/PWM2) pin is used as P1.2 (initial value).
	1	The I/O (P1.2/PWM2) pin is used as PWM2.
PWM1E	0	The I/O (P1.1/PWM1) pin is used as P1.1 (initial value).
	1	The I/O (P1.1/PWM1) pin is used as PWM1.
PWM0E	0	The I/O (P1.0/PWM0) pin is used as P1.0 (initial value).
	1	The I/O (P1.0/PWM0) pin is used as PWM0.



### 6.1.3 PWM Frequency and Resolution Selection Register

Address: F56h - Write-Only

Initial Value: 00h

7							0
PWMf	PWMr	-	-	-	-	-	-

Bits 7~6	0/1	Function
PWMf	0	47KHz PWM frequency selected (initial value)
	1	94KHz PWM frequency selected
PWMr	0	256-level resolution of PWM (initial value)
	1	253-level resolution of PWM

### 6.2 PWM Register

#### (PWM0)

Address: F20h - Read/Write

Initial Value: 80h

7							0
PWM0_7	PWM0_6	PWM0_5	PWM0_4	PWM0_3	PWM0_2	PWM0_1	PWM0_0

#### (PWM1)

Address: F21h - Read/Write

Initial Value: 80h

7							0
PWM1_7	PWM1_6	PWM1_5	PWM1_4	PWM1_3	PWM1_2	PWM1_1	PWM1_0

#### (PWM2)

Address: F22h - Read/Write

Initial Value: 80h

7							0
PWM2_7	PWM2_6	PWM2_5	PWM2_4	PWM2_3	PWM2_2	PWM2_1	PWM2_0

#### (PWM3)

Address: F23h - Read/Write

Initial Value: 80h

7							0
PWM3_7	PWM3_6	PWM3_5	PWM3_4	PWM3_3	PWM3_2	PWM3_1	PWM3_0



**(PWM4)**

Address: F24h - Read/Write

Initial Value: 80h

7							0
PWM4_7	PWM4_6	PWM4_5	PWM4_4	PWM4_3	PWM4_2	PWM4_1	PWM4_0

At the time of PWM<sub>r</sub>=1, the value written to **PWMDA** is FDH/FEH/FFH, while the output is fixed to a high-level output.

Further, when the value written to **PWMDA** is 00H, the output is fixed to a low-level output.

**6.3 A/D Converter Register (ADCR)**

Address: F10h – Read

Initial Value: 00h

7							0
	--	D5	D4	D3	D2	D1	D0

Bits 5~0	Function
D5~D0	Results appear after the ADC conversion.

Address: F10h – Write

Initial Value: 00h

7							0
Enable				CH3	CH2	CH1	CH0

Bit 7	0/1	Function
Enable	0	ADC is disabled. (initial value)
	1	ADC is enabled.

Bits 3~0	0/1	Function
CH3	0	Not used (initial value)
	1	AD3 is selected.
CH2	0	Not used (initial value)
	1	AD2 is selected.
CH1	0	Not used (initial value)
	1	AD1 is selected.
CH0	0	Not used (initial value)
	1	AD0 is selected.



## 6.4 Watchdog Timer Register (WDT)

Address: F18h - Write-Only

Initial Value: 00h

7							0
DISWDT	CLRWDT	--	--	--	WDT2	WDT1	WDT0

**Bit 7:**

<b>DISWDT</b>	<b>0</b>	For users to disable WDT (initial value)
	<b>1</b>	For users to enable WDT

**Bit 6:**

<b>CLRWDT</b>	<b>0</b>	No operation (initial value)
	<b>1</b>	For users to clear WDT

**Bits 2~0:** (We take 12MHz, a fundamental frequency, into example.)

<b>WDT2~0</b>	<b>Overflow Time</b>
0	2.00 sec. $\pm 8.096$ ms
1	0.25 sec. $\pm 8.096$ ms
2	0.50 sec. $\pm 8.096$ ms
3	0.75 sec. $\pm 8.096$ ms
4	1.00 sec. $\pm 8.096$ ms
5	1.25 sec. $\pm 8.096$ ms
6	1.50 sec. $\pm 8.096$ ms
7	1.75 sec. $\pm 8.096$ ms

## 6.5 Program Update Function (ISP) Register

### 6.5.1 ISP Slave Address Control Register (ISPSA)

Address: F0Bh - Write-Only

Initial Value: 00h

7							0
ISPSA7	ISPSA6	ISPSA5	ISPSA4	ISPSA3	ISPSA2	ISPSA1	-

<b>Bits 7~1</b>	<b>Function</b>
<b>ISPSA 7~1</b>	ISP Slave Address



### 6.5.2 ISP Enable Control Register (ISPEA)

Address: F0Ch - Write-Only

Initial Value: 00h

7							0
ISPEA7	ISPEA6	ISPEA5	ISPEA4	ISPEA3	ISPEA2	ISPEA1	ISPEA0

Bits 7~0	Function
ISPEA7~0	Only the value '93h' makes the ISP function available.



## Appendix A

### List of All the Extra Specific Function Registers






Address	Symbol	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0F0Bh (w)	ISPSA	ISPSA7	ISPSA6	ISPSA5	ISPSA4	ISPSA3	ISPSA2	ISPSA1	-
0F0Ch (w)	ISPEA	ISPEA7	ISPEA6	ISPEA5	ISPEA4	ISPEA3	ISPEA2	ISPEA1	ISPEA0
0F10h (w)	ADCR	ENABLE	-	-	-	CH3	CH2	CH1	CH0
0F10h (r)	ADCR	-	-	D5	D4	D3	D2	D1	D0
0F18h (w)	WDT	DISWDT	CLRWDT	-	-	-	WDT2	WDT1	WDT0
0F20h(r/w)	PWM0	PWM0_7	PWM0_6	PWM0_5	PWM0_4	PWM0_3	PWM0_2	PWM0_1	PWM0_0
0F21h(r/w)	PWM1	PWM1_7	PWM1_6	PWM1_5	PWM1_4	PWM1_3	PWM1_2	PWM1_1	PWM1_0
0F22h(r/w)	PWM2	PWM2_7	PWM2_6	PWM2_5	PWM2_4	PWM2_3	PWM2_2	PWM2_1	PWM2_0
0F23h(r/w)	PWM3	PWM3_7	PWM3_6	PWM3_5	PWM3_4	PWM3_3	PWM3_2	PWM3_1	PWM3_0
0F24h(r/w)	PWM4	PWM4_7	PWM4_6	PWM4_5	PWM4_4	PWM4_3	PWM4_2	PWM4_1	PWM4_0
0F50h(w)	PADOPT	-	-	-	-	AD3E	AD2E	AD1E	AD0E
0F51h(w)	PADOPT	-	-	-	PWM4E	PWM3E	PWM2E	PWM1E	PWM0E
0F56h(w)	PADOPT	PWMf	PWMr	-	-	-	-	-	-

Note: The last byte of Flash functions to provide protection for code, so please do not write in any data.



## Appendix B

### Order Information

Part No.	Pin Count	Package	Marking
STK6012P11-3V	44	PLCC	 STK6012P11-3V Manu. No
STK6012P13-3V	42	S-DIP	 STK6012P13-3V Manu. No
STK6012P15-3V	44	PQFP	 STK6012P15-3V Manu. No
STK6012P17-3V	40	P-DIP	 STK6012P17-3V Manu. No
STK6012P19-3V	48	LQFP	 STK6012P19-3V Manu. No