

OKI ARM-BASED MICROCONTROLLER PRODUCTS

ML674000 32-Bit ARM®-Based General Purpose Microcontroller

December 2002





ML674000

32-Bit ARM®-Based General-Purpose Microcontroller

DESCRIPTION

Oki's ML674000 standard microcontroller (MCU) is a member of an extensive and growing family of ARM® architecture 32-bit MCUs for general-purpose applications that require 32-bit CPU performance and low cost afforded by MCU integrated features.

Oki Semiconductor's ML674000 MCU provides a host of useful peripherals such as 8KB of on-board SRAM, timers, watchdog timer, pulse-width modulators, AD converter, UART's, GPIO connectivity capability, and external memory controller. These integrated features make it ideal for embedded applications where low costs and low power consumption are key.

Oki's ML674K series MCUs are capable of executing both the 32-bit ARM instruction set for high-performance applications as well as the 16-bit Thumb® instruction set for power-efficient applications. With an ARM7TDMI® core operating at 33 MHz maximum frequency, ARM Thumb™ capabilities, and robust feature sets, the ML674K series MCUs are suitable for an array of applications including high performance industrial controllers and instrumentation, telecom, PC peripherals, security/surveillance, test equipment, and a variety of consumer electronics devices.

The ARM7TDMI® Advantage

Oki Semiconductor's ML67 Family of low-cost ARM-based MCUs offers system designers a bridge from 8- and 16-bit proprietary MCU architectures to ARM's higher-performance, affordable, widely-accepted industry standard architecture and its industry-wide support infrastructure. The ARM industry infrastructure offers system developers many advantages including software compatibility, many ready-to-use software applications, and a large choice among hardware and software development tools. These ARM-based advantages allow Oki's customers to better leverage engineering resources, lower development costs, minimize project risks, and reduce their product time to market. In addition, migration of a design with an Oki standard MCU to an Oki custom solution is easily facilitated with its award-winning μ PLATTM product development architecture.

FEATURES

ARM7TDMI 32-bit RISC CPU

32-bit mode (ARM) and/or 16-bit mode (Thumb) Built-in external memory controller supports glueless connectivity to memory (including SDRAM and EDO DRAM) and I/O

8 KB built in zero-wait-state SRAM

24 interrupt sources

DMA: 2 channels with external access

Timers: 7 x 16-bit timers

Watch-Dog Timer: dual stage 16 bit

PWM: 2 x 16-bit channels Serial Interfaces: SIO, UART

GPIO: 32 bits

AD Converter: 8 x 10-bit channels

Available in 128 TQPF and 144 LFBGA packages

APPLICATIONS

Flexible solution for various cost-effective, power-sensitive embedded real-time control applications


Security / Surveillance, Telecom, Industrial Control, Electronic Peripherals, and Consumers Electronics embedded application




SPECIFICATION OVERVIEW

CPU	32-bit RISC (ARM7TDMI)				
	32-bit mode (ARM instructions) and/or 16-bit mode (Thumb instructions)				
	General purpose registers : 31 x 32 bits				
	Barrel shifter and multiplier (32 bit x 8 bit)				
	Little endian				
	On-chip debug and in-circuit-emulation (ICE)				
Internal memory	8 KB of SRAM; 32-bit single clock access				
	Glueless connectivity to the following:				
	ROM (Flash): up to 16 MBytes				
External memory controller	SRAM: up to 16 MBytes				
External memory controller	DRAM: up to 64 MBytes (SDRAM and EDO DRAM support)				
	External IO devices: up to 16 MBytes x 2 banks (with wait control by external				
	signal). Programmable wait setting by each bank.				
Interrupt controller	24 sources: 19 internal and 5 external (IRQ: 4, FIQ: 1)				
interrupt controller	8 level priority, inidividually maskable				
DMA controller	2 channels; Supports dual address mode transfers, burst mode and cycle steel				
Timoro	7 channels: 16-bit auto reload for application				
Timers	1 channel: 16 bit watchdog timer				
Serial I/O interface	1 channel UART with Tx and Rx signals only				
UART	1 channel: asynchronous with 16-Byte FIFO				
GPIO	2 channels x 16 bits				
PWM	2 channels x 16 bits				
A to D converter	8 channels x 10 bits				
Dawar dawa mashaniam	Standby and Halt (halting of clock to each block is configurable independently)				
Power down mechanism	Clock ratio (selectable 1/1, 1/2, 1/4, 1/8, 1/16 input clock frequency)				
JTAG interface	Porivdes access to the on-chip ICE (In Circuit Emulation)				
Power supply voltage	Core: 2.25 V to 2.75 V, I/O section: 3.0 V to 3.6 V				
Operating frequency	33 MHz (Maximum)				
Operating temp (ambient)	-40°C to +85°C				
Dooleage	128-pin plastic TQFP (TQFP128-P-1414-0.40-K)				
Package	144-pin plastic LFBGA (P-LFBGA144-1111-0.80)				


BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



128-Pin Plastic TQFP



Note: NC pins should remain unconnected.

144-Pin Plastic LFBGA

LIST OF PINS

Pin N	umber			Primary Function	Secondary Function			
TQFP	LFBG A	Pin Name	1/0	Function	Pin Name	1/0	Function	
1	B1	PIOB[14]	I/O	General-purpose port (with interrupt function)	XDQM[1]/ XCAS_N[1]	0	I/O mask/CAS (MSB)	
2	C1	PIOB[15]	I/O	General-purpose port (with interrupt function)	XDQM[0]/ XCAS_N[0]	0	I/O mask/CAS (LSB)	
3	D3	DBGRQ	I	Debugging input signal	_	_		
4	C2	DBGACK	0	Debugging output signal	_	_		
5	D1	TDI	I	JTAG data input	_	_		
6	E3	TDO	0	JTAG data output	_	_		
7	D2	nTRST	I	JTAG reset	_	_		
8	E1	TMS	I	JTAG mode select	_	_		
9	E4	TCK	I	JTAG clock	_	_		
10	E2	TBE	I	Test input signal	_	_		
11	F1	PIOA[0]	I/O	General-purpose port (with interrupt function)	SIN	I	UART Serial Data In	
12	F2	PIOA[1]	I/O	General-purpose port (with interrupt function)	SOUT	0	UART Serial Data Out	
13	F4	PIOA[2]	I/O	General-purpose port (with interrupt function)	CTS	I	UART Clear To Send	
14	F3	PIOA[3]	I/O	General-purpose port (with interrupt function)	DSR	I	UART Set Ready	
15	G2	PIOA[4]	I/O	General-purpose port (with interrupt function)	DCD	I	UART Carrier Detect	
16	G4	PIOA[5]	I/O	General-purpose port (with interrupt function)	DTR	0	UART Data Terminal Ready	
17	G3	PIOA[6]	I/O	General-purpose port (with interrupt function)	RTS	0	UART Request To Send	
18	G1	PIOA[7]	I/O	General-purpose port (with interrupt function)	RI	I	UART Ring Indicator	
19	НЗ	GND_CORE	GN D	Core ground	_	_		
20	H4	VDD_CORE	VDD	Core power supply	_	_		
21	J2	AVDD	VDD	Analog-to-digital converter power supply	_	_		
22	H1	VREF	I	Analog-to-digital converter reference voltage		_		
23	J4	AIN[0]	I	Analog-to-digital converter analog input	_	_		
24	K2	AIN[1]	I	Analog-to-digital converter analog input	_	_		
25	J1	AIN[2]	I	Analog-to-digital converter analog input	_	_		
26	J3	AIN[3]	I	Analog-to-digital converter analog input	_	_		
27	K3	AIN[4]	I	Analog-to-digital converter analog input	_	_		
28	K1	AIN[5]	I	Analog-to-digital converter analog input	_			
29	L2	AIN[6]	I	Analog-to-digital converter analog input	_			
30	K4	AIN[7]	Ι	Analog-to-digital converter analog input	_			
31	L1	AGND	GN D	GND for A/D converter	_			
32	M1	MODE[0]	I	Mode setting				
33	N1	MODE[1]	I	Mode setting		_		
34	N2	MODE[2]	I	Mode setting	_	_		

LFBG		Primary Function			Secondary Function		
TQFP A	Pin Name	1/0	Function	Pin Name	1/0	Function	
35 L3	PIOA[8]	I/O	General-purpose port (with interrupt function)	STXD	0	SIO transmit data output	
36 N3	PIOA[9]	I/O	General-purpose port (with interrupt function)	SRXD	I	SIO receive data input	
37 L4	EXINT0	I	Interrupt input	_	_		
38 M3	EXINT1	I	Interrupt input	_	_		
39 N4	EXINT2	- 1	Interrupt input	_	_		
40 L5	EXINT3	I	Interrupt input	_	_		
41 M4	EFIQ_N	I	FIQ input	_	_		
42 N5	RESET_N	I	Reset input	_	_		
43 K5	GND_IO	GN D	I/O ground	_	_		
44 M5	GND_CORE	GN D	Core ground	_	_		
45 N6	OSC0	-1	Oscillator input	_	_		
46 M6	OSC1_N	0	Oscillator output	_			
47 L6	VDD_CORE	VDD	Core power supply	_	_		
48 K7	XD[0]	I/O	External data bus	_	_		
49 L7	XD[1]	I/O	External data bus	_	_		
50 L8	XD[2]	I/O	External data bus	_	_		
51 K8	XD[3]	I/O	External data bus	_	_		
52 M8	XD[4]	I/O	External data bus	_	_		
53 M9	XD[5]	I/O	External data bus	_	_		
54 N8	XD[6]	I/O	External data bus	_	_		
55 K9	XD[7]	I/O	External data bus	_	_		
56 M10	GND_IO	GN D	I/O ground	_	_		
57 N9	XD[8]	I/O	External data bus	_	_		
58 L9	XD[9]	I/O	External data bus	_	_		
59 L10	XD[10]	I/O	External data bus	_	_		
60 N10	XD[11]	I/O	External data bus	_	_		
61 M11	VDD_IO	VDD	I/O power supply	_	_		
62 K10	XD[12]	I/O	External data bus	_	_		
63 N11	XD[13]	I/O	External data bus	_	_		
64 N12	XD[14]	I/O	External data bus	_	_		
65 M13	XD[15]	I/O	External data bus	_	_		
66 L13	GND_IO	GN D	I/O ground	_	_		
67 K11	XA[0]	0	External address output	_	_		
68 L12	XA[1]	0	External address output	_			
69 K13	XA[2]	0	External address output				
70 J11	XA[3]	0	External address output	_	_		
71 K12	XA[4]	0	External address output	_			
72 J13	XA[5]	0	External address output	_			
73 J10	XA[6]	0	External address output	_			
74 J12	XA[7]	0	External address output	_	_		
75 H13	XA[8]	0	External address output		_		

TOFP La	Pin Nu	ımber			Primary Function	Secondary Function		
	TQFP	_	Pin Name	1/0	Function	Pin Name	1/0	Function
78	76	H12	GND_IO		I/O ground	_		
79	77	H10	VDD_IO	VDD	I/O power supply	_	_	
80 G10	78	H11	XA[9]	0	External address output	_		
81	79	G12	XA[10]	0	External address output	_	_	
82	80	G10	XA[11]	0	External address output	_	_	
83	81	G11	XA[12]	0	External address output	_	_	
R4	82	G13	GND_CORE		Core ground	_	_	
85	83	F11	VDD_CORE	VDD	Core power supply	_	_	
86	84	F10	XA[13]	0	External address output	_	_	
87	85	F12	XA[14]	0	External address output	_	_	
88	86	E12	XA[15]	0	External address output	_	_	
B9	87	F13	XA[16]	0	External address output	_	ı	
Section Sect	88	E10	XA[17]	0	External address output		_	
PI	89	D12	GND_IO		I/O ground	_	_	
PIOA[10] I/O function Fun	90	E13	XA[18]	0	External address output	_	ı	
D11	91	E11	PIOA[10]	I/O		XA[19]	0	External address output
93 D13 FIOA[12] I/O function)	92	D11	PIOA[11]	I/O		XA[20]	0	External address output
95 D10 PIOA[13] I/O General-purpose port (with interrupt function) XA[22] O External address output 96 B12 PIOA[14] I/O General-purpose port (with interrupt function) XA[23] O External address output 97 A12 PIOA[15] I/O General-purpose port (with interrupt function) XWR O External bus data transfer direction 98 A11 XOE_N O Output enable (except SDRAM) — — 99 C10 XWE_N O Write enable — — 100 B11 GND_IO D I/O ground — — 101 A10 XBWE_N[0] O Write enable (LSB) — — 102 C9 XBWE_N[1] O Write enable (MSB) — — 103 B10 XROMCS_N O External ROM chip select — — 104 A9 XRAMCS_N O External RAM chip select — — 105 D9 XIOCS_N[0] O I/O bank 0 chip select — — 106 B9 XIOCS_N[1] O I/O bank 1 chip select — — 107 A8 GND_CORE D Core ground — — 108 B8 VDD_CORE VDD Core power supply — — 109 D8 PIOB[0] I/O General-purpose port (with interrupt function) DREQO I DMA request signal (Ch 0) 110 C8 PIOB[1] I/O General-purpose port (with interrupt DREQO DREQ clear signal (Ch 0) 110 C8 PIOR[1] I/O General-purpose port (with interrupt DREQO DREQ clear signal (Ch 0) 110 C8 PIOR[1] I/O General-purpose port (with interrupt DREQO DREQ clear signal (Ch 0) 110 C8 PIOR[1] I/O General-purpose port (with interrupt DREQO DREQ clear signal (Ch 0) 110 C8 PIOR[1] I/O General-purpose port (with interrupt DREQO DREQ clear signal (Ch 0) 1110 C8 PIOR[1] I/O General-purpose port (with interrupt DREQO DREQ clear signal (Ch 0) 1110 C8 PIOR[1] I/O General-purpose port (with interrupt DREQO DREQ clear signal (Ch 0) 1110 C8 PIOR[1] I/O CREQUEST CAN	93	D13	PIOA[12]	I/O		XA[21]	0	External address output
96 B12 PIOA[14] I/O General-purpose port (with interrupt function) XA[23] O External address output 97 A12 PIOA[15] I/O General-purpose port (with interrupt function) XWR O General-purpose port (with interrupt function) XWR O External bus data transfer direction 98 A11 XOE_N O Output enable (except SDRAM) — — — 99 C10 XWE_N O Write enable — — — 100 B11 GND_IO D I/O ground — — — 101 A10 XBWE_N[0] O Write enable (LSB) — — 102 C9 XBWE_N[1] O Write enable (MSB) — — 103 B10 XROMCS_N O External ROM chip select — — 104 A9 XRAMCS_N O External RAM chip select — — 105 D9 XIOCS_N[0] O I/O bank 0 chip select — — 106 B9 XIOCS_N[1] O I/O bank 1 chip select — — 107 A8 GND_CORE GN O Core ground — — 108 B8 VDD_CORE VDD Core power supply — — 109 D8 PIOB[0] I/O General-purpose port (with interrupt function) DREQ0 I DMA request signal (Ch 0) 110 C8 PIOB[1] I/O General-purpose port (with interrupt displacements) DREQC R0 O DREQC Ch 0 DREQC Ch 0 DREQC Ch 0 DREQC Ch 0 DRECC Ch	94	C12	VDD_IO	VDD	I/O power supply	_	_	
97 A12	95	D10	PIOA[13]	I/O		XA[22]	0	External address output
97 A12 PIOA[15] I/O function) XWR O direction 98 A11 XOE_N O Output enable (except SDRAM) — — 99 C10 XWE_N O Write enable — — 100 B11 GND_IO GN D I/O ground — — 101 A10 XBWE_N[0] O Write enable (LSB) — — 102 C9 XBWE_N[1] O Write enable (MSB) — — 103 B10 XROMCS_N O External ROM chip select — — 104 A9 XRAMCS_N O External RAM chip select — — 105 D9 XIOCS_N[0] O I/O bank 0 chip select — — 106 B9 XIOCS_N[1] O I/O bank 1 chip select — — 107 A8 GND_CORE GN Core ground — — 108 B8 VDD_CORE VDD Core power supply — — 109	96	B12	PIOA[14]	I/O		XA[23]	0	External address output
99 C10 XWE_N O Write enable — — 100 B11 GND_IO GND_IO D I/O ground — — 101 A10 XBWE_N[0] O Write enable (LSB) — — 102 C9 XBWE_N[1] O Write enable (MSB) — — 103 B10 XROMCS_N O External ROM chip select — — 104 A9 XRAMCS_N O External RAM chip select — — 105 D9 XIOCS_N[0] O I/O bank 0 chip select — — 106 B9 XIOCS_N[1] O I/O bank 1 chip select — — 107 A8 GND_CORE GN Core ground — — 108 B8 VDD_CORE VDD Core power supply — — 109 D8 PIOB[0] I/O General-purpose port (with interrupt function) DREQCI R0 O DREGCI R0 <	97	A12	PIOA[15]	I/O		XWR	0	
100 B11 GND_IO GN D I/O ground — — — — — — — — — —	98	A11	XOE_N	0	Output enable (except SDRAM)	_	_	
101	99	C10	XWE_N	0	Write enable	_	_	
102 C9 XBWE_N[1] O Write enable (MSB) — — 103 B10 XROMCS_N O External ROM chip select — — 104 A9 XRAMCS_N O External RAM chip select — — 105 D9 XIOCS_N[0] O I/O bank 0 chip select — — 106 B9 XIOCS_N[1] O I/O bank 1 chip select — — 107 A8 GND_CORE GND_CORE O Core ground — — 108 B8 VDD_CORE VDD Core power supply — — 109 D8 PIOB[0] I/O General-purpose port (with interrupt function) DREQ0 I DMA request signal (Ch 0) 110 C8 PIOR[1] I/O General-purpose port (with interrupt DREQCI R0 O DREQ clear signal (Ch 0)	100	B11	GND_IO		I/O ground	_	_	
103 B10 XROMCS_N O External ROM chip select — —	101	A10	XBWE_N[0]	0	Write enable (LSB)			
104 A9 XRAMCS_N O External RAM chip select — — 105 D9 XIOCS_N[0] O I/O bank 0 chip select — — 106 B9 XIOCS_N[1] O I/O bank 1 chip select — — 107 A8 GND_CORE GN D Core ground — — 108 B8 VDD_CORE VDD Core power supply — — 109 D8 PIOB[0] I/O General-purpose port (with interrupt function) DREQ0 I DMA request signal (Ch 0) 110 C8 PIOR[1] I/O General-purpose port (with interrupt function) DREQCI R0 O DREQ clear signal (Ch 0)	102	C9	XBWE_N[1]	0	Write enable (MSB)		_	
105 D9 XIOCS_N[0] O I/O bank 0 chip select — — —	103	B10	XROMCS_N	0	External ROM chip select		_	
106 B9 XIOCS_N[1] O I/O bank 1 chip select — — 107 A8 GND_CORE GN D Core ground — — 108 B8 VDD_CORE VDD Core power supply — — 109 D8 PIOB[0] I/O General-purpose port (with interrupt function) DREQ0 I DMA request signal (Ch 0) 110 C8 PIOB[1] I/O General-purpose port (with interrupt function) DREQCI R0 O DREQ clear signal (Ch 0)	104	A9	XRAMCS_N	0	External RAM chip select		_	
107 A8 GND_CORE GN D Core ground — — — — — — — — — — — — — — — — — — —	105	D9	XIOCS_N[0]	0	I/O bank 0 chip select		_	
108 B8 VDD_CORE VDD Core ground — — — — — — — — — — — — — — — — — — —	106	В9	XIOCS_N[1]	0	I/O bank 1 chip select	_	_	
109 D8 PIOB[0] I/O General-purpose port (with interrupt function) 110 C8 PIOB[1] I/O General-purpose port (with interrupt processes and processes are processes as a processes are processes are processes as a processes	107	A8	GND_CORE		Core ground	_		
110 C8 PIOB[0] I/O function) 110 C8 PIOB[1] I/O General-purpose port (with interrupt DREQUERO O DREC clear signal (Ch 0)	108	В8	VDD_CORE	VDD	Core power supply	_	_	
	109	D8	PIOB[0]	I/O		DREQ0	I	DMA request signal (Ch 0)
	110	C8	PIOB[1]	I/O		DREQCLR0	0	DREQ clear signal (Ch 0)
111 B7 VDD_IO VDD I/O power supply — — —	111	B7	VDD_IO	VDD	I/O power supply	_	_	

Pin N	umber			Primary Function	Secondary Function			
TQFP	LFBG A	Pin Name	1/0	Function	Pin Name	1/0	Function	
112	D7	PIOB[2]	I/O	General-purpose port (with interrupt function)	DREQ1	I	DMA request signal (Ch 1)	
113	C7	PIOB[3]	I/O	General-purpose port (with interrupt function)	DREQCLR1	0	DREQ clear signal (Ch 1)	
114	A7	PIOB[4]	I/O	General-purpose port (with interrupt function)	TCOUT0	0	DMA Termination Signal (CH 0)	
115	C6	PIOB[5]	I/O	General-purpose port (with interrupt function)	TCOUT1	0	DMA Termination Signal (CH 1)	
116	D6	GND_IO	GN D	I/O ground	_	_		
117	В6	PIOB[6]	I/O	General-purpose port (with interrupt function)	PWMOUT0	0	PWM output (Ch 0)	
118	B5	PIOB[7]	I/O	General-purpose port (with interrupt function)	PWMOUT1	0	PWM output (Ch 1)	
119	A6	XBS_N[0]	0	External bus byte select (LSB)	_	_		
120	D5	XBS_N[1]	0	External bus byte select (MSB)	_	_		
121	B4	PIOB[8]	I/O	General-purpose port (with interrupt function)	XWAIT	I	WAIT input for IO bank 0	
122	A5	PIOB[9]	I/O	General-purpose port (with interrupt function)	XCAS_N	0	Column address strobe (SDRAM)	
123	C5	PIOB[10]	I/O	General-purpose port (with interrupt function)	XRAS_N	0	Row address strobe (SDRAM/EDO)	
124	C4	PIOB[11]	I/O	General-purpose port (with interrupt function)	XSDCLK	0	SDRAM clock	
125	A4	PIOB[12]	I/O	General-purpose port (with interrupt function)	XSDCS_N	0	SDRAM chip select	
126	В3	PIOB[13]	I/O	General-purpose port (with interrupt function)	XSDCKE	0	Clock enable (SDRAM)	
127	D4	VDD_IO	VDD	I/O power supply	_			
128	B2	GND_IO	GN D	I/O ground	_	_		

Note: A1, C3, H2, M2, K6, M7, N7, M12, N13, L11, C13, B13, A13, C11, A3, A2 pins of LFBGA packaged version are NC pins. These pins must remain unconnected.

PIN DESCRIPTION

Pin Name	1/0	Description	Primary/ Secondary	Logic
System				
RESET_N	I	Reset input	_	Negative
OSC0	I	Crystal oscillator connection or external clock input. Connect a crystal oscillator (16 MHz to 33 MHz), if used, to OSC0 and OSC1_N.	_	
OSC1_N	0	Crystal oscillator connection. Leave this pin unconnected if using external clock input.	_	
TBE	- 1	Test pin. Drive at High level.	_	Negative
Debugging sup	port			
DBGRQ	- 1	Debugging pin. Normally connect to ground.	_	Positive
DBGACK	0	Debugging pin. Normally leave open.	_	Positive
TCK	I	Debugging pin. Normally connect to ground.	_	_
TMS	- 1	Debugging pin. Normally drive at High level.	_	Positive
nTRST	I	Debugging pin. Normally connect to ground.	_	Negative
TDI	I	Debugging pin. Normally drive at High level.	_	Positive
TDO	0	Debugging pin. Normally leave open.	_	Positive
General-purpo	se I/O p	ports		
PIOA[15:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
PIOB[15:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use. Note that enabling DRAM controller with MODE[2:0] inputs permanently configures PIOB[15:9] for their secondary functions, making them unavailable for use as port pins.	Primary	Positive

Pin Name	1/0	O Description		Logic
External bus				
XA[23:19]	0	Address bus to external RAM, external ROM, external I/O banks, and external DRAM. After a reset, these pins are configured for their primary function (PIOA[14:10]).	Secondary	Positive
XA[18:0]	0	Address bus to external RAM, external ROM, external I/O banks, and external DRAM	_	Positive
XD[15:0]	I/O	Data bus to external RAM, external ROM, external I/O banks, and external DRAM	_	Positive
External bus o	ontrol	signals		
XROMCS_N	0	ROM bank chip select		Negative
XRAMCS_N	0	SRAM bank chip select		Negative
XIOCS_N[0]	0	I/O bank 0 chip select		Negative
XIOCS_N[1]	0	I/O bank 1 chip select	_	Negative
XOE_N	0	Output enable/read enable		Negative
XWE_N	0	Write enable	_	Negative
XBS_N[1:0]	0	Byte select: XBS_N[1] for MSB; XBS_N[0] for LSB	_	Negative
XBWE_N[0]	0	LSB write enable	_	Negative
XBWE_N[1]	0	MSB write enable	_	Negative
XWR	0	Data transfer direction for external bus, used when connecting to Motorola I/O devices. This represents the secondary function of pin PIOA[15], produced by setting bit 7 in the port control (GPCTL) register to "1."	Secondary	_
XWAIT	I	External I/O bank 0 WAIT signal. This input permits access to devices slower than register settings.	Secondary	Positive
External bus o	ontrol	signals (DRAM)		
XRAS_N	0	Row address strobe. Used for both EDO DRAM and SDRAM.	Secondary	Negative
XCAS_N	0	Column address strobe signal (SDRAM)	Secondary	Negative
XSDCLK	0	SDRAM clock (same frequency as internal system clock)	Secondary	_
XSDCKE	0	Clock enable (SDRAM)	Secondary	_
XSDCS_N	0	Chip select (SDRAM)	Secondary	Negative
XDQM[1]/ XCAS_N[1]	0	Connected to SDRAM: DQM (MSB) Connected to EDO DRAM: column address strobe signal (MSB)	Secondary	Positive/ Negative
XDQM[0]/ XCAS_N[0]	0	Connected to SDRAM: DQM (LSB) Connected to EDO DRAM: column address strobe signal (LSB)	Secondary	Positive/ Negative

Pin Name	I/O	Description	Primary/ Secondary	Logic
DMA control s	ignals			
DREQ0	ı	Ch 0 DMA request signal, used when DMA controller configured for DREQ type	Secondary	Positive
DREQCLR0	0	Ch 0 DREQ signal clear request. The DMA device responds to this output by negating DREQ.	Secondary	Positive
TCOUT0	0	Indicates to Ch 0 DMA device that last transfer has started	Secondary	Positive
DREQ1	I	Ch 1 DMA request signal, used when DMA controller configured for DREQ type	Secondary	Positive
DREQCLR1	0	Ch 1 DREQ signal clear request. The DMA device responds to this output by negating DREQ.	Secondary	Positive
TCOUT1	0	Indicates to Ch 1 DMA device that last transfer has started	Secondary	Positive
Serial IO Interf	асе			
STXD	0	SIO transmit signal	Secondary	Positive
SRXD	I	SIO receive signal	Secondary	Positive
UART				
SIN	I	Serial data input	Secondary	Positive
SOUT	0	Serial data output	Secondary	Positive
CTS	ı	Clear To Send. Indicates that modem or data set is ready to transfer data. Bit 4 in modem status register reflects this input.	Secondary	Negative
DSR	ı	Data Set Ready. Indicates that modem or data set is ready to establish a communications link with UART. Bit 5 in modem status register reflects this input.	Secondary	Negative
DCD	ı	Data Carrier Detect. Indicates that modem or data set has detected data carrier signal. Bit 7 in modem status register reflects this input.	Secondary	Negative
DTR	0	Data Terminal Ready. Indicates that UART is ready to establish a communications link with modem or data set. Bit 0 in modem control register controls this output.	Secondary	Negative
RTS	0	Request To Send. Indicates that UART is ready to transfer data to modem or data set. Bit 1 in modem control register controls this output.	Secondary	Negative
RI	I	Ring Indicator. Indicates that modem or data set has received telephone ring indicator. Bit 6 in modem status register reflects this input.	Secondary	Negative

Pin Name	I/O	Description	Primary/ Secondary	Logic
PWM signals	•			
PWMOUT0	0	Ch 0 PWM output	Secondary	Positive
PWMOUT1	0	Ch 1 PWM output	Secondary	Positive
Analog-to-digi	tal con	verter		
AIN[0]	I	Ch 0 analog input	_	
AIN[1]	I	Ch 1 analog input	_	
AIN[2]	I	Ch 2 analog input	_	
AIN[3]	I	Ch 3 analog input	_	
AIN[4]	I	Ch 4 analog input	_	
AIN[5]	I	Ch 5 analog input	_	
AIN[6]	I	Ch 6 analog input	_	
AIN[7]	I	Ch 7 analog input	_	
VREF	I	Analog-to-digital converter convert reference voltage	_	
AVDD		Analog-to-digital converter power supply	_	
AGND		Analog-to-digital converter ground	_	
Interrupt signa	als			
EXINT3 EXINT2 EXINT1 EXINT0	I	External interrupt input signals	_	Positive/ Negative
EFIQ_N	I	External fast interrupt input signal. Interrupt controller connects this to CPU FIQ input.	_	Negative
Mode				
MODE[2:0]	I	Operating mode control signals	_	
Power supplie	s			
VDD_CORE		Core power supply		
VDD_IO	_	I/O power supply		
GND_CORE		Core ground		
GND_IO	_	I/O ground	_	

FUNCTIONAL DESCRIPTION

CPU

CPU core: ARM7TDMI
Operating frequency: 1 MHz to 33 MHz

Instructions: ARM instruction (32-bit length) and Thumb instruction (16-bit length) can be mixed.

General register bank: 31 x 32 bits

Built-in barrel shifter: ALU and barrel shift operations can be executed by one instruction.

Multiplier: 32 bits x 8 bits (Modified Booth's Algorithm)

Built-in debug function: JTAG interface, break point register

Built-in Memory

RAM: 8 KB (2K x 32 bits)

Connected to processor bus (read: 1 cycle access, write: 2 cycle access)

Interrupt Controller

Fast interrupt input (FIQ) and interrupt input (IRQ) are used as interrupt input signals of ARM core. The interrupt controller controls these interrupt signals to the ARM core.

(1) Interrupt sources of ML674000

FIQ: 1 source, external source (external pin: EFIQ_N)

IRQ: 23 sources, internal sources: 19, external sources: 4 (external pins: EXINT[3:0])

(2) Interrupt priority level

Priority can be set in 8 levels for each source.

(3) External interrupt pin input

Level sense: Interrupt signal level is selected. Edge sense: Rising or falling is selected.

(4) External fast interrupt pin input

Edge sense: Falling edge is detected.

Timer

7 channels of 16-bit reload timers are used. Of these, 1 channel is used as system timer for the OS. The timers of the other 6 channels are used in application software.

(1) System timer: 1 channel

16-bit auto reload timer: Used as system timer for OS

(This timer is incorporated in µPLAT-7B.)

Interval mode

(2) Application timer: 6 channels

16-bit auto reload timer

One shot, interval mode

Clock can be set for each channel

WDT

This MCU contains a Watch Dog Timer that can function as an interval timer.

- (1) 16-bit timer
- (2) Watch dog timer or interval timer mode can be selected
- (3) Interrupt or reset generation
 - Watchdog timer mode: generates reset or interrupt when the timer overflows.
 - Interval timer mode: generates interrupt when the timer reaches an overflow condition.
- (4) Maximum period: 200 msec or longer

PWM

This MCU contains two PWM (Pulse Width Modulation) channels which can change duty cycle within a certain fixed period. The PWM output resolution is 16 bits for each channel.

Serial Interface

This MCU contains two channels of serial interface.

(1) UART without FIFO: 1 channel

This serial interface is incorporated in µPLAT-7B.

(2) UART with 16-byte FIFO: 1 channel

This is ACE (Asynchronous Communication Element) equivalent in function to 16550A. It has 16-byte FIFO in both sending and receiving.

GPIO

This MCU contains two 16-bit parallel ports.

- (1) Input or output can be selected for each bit.
- (2) Interrupt can be used for all 16 bits of each channel, and both GPIO channels can be used as an interrupt input.
- (3) Interrupt mask and interrupt mode (level) can be set for all bits.
- (4) Configured as inputs immediately after reset.

AD Converter

This is a successive approximation type AD converter.

- (1) 10 bits x 8 channels
- (2) Sample and hold function
- (3) Scan mode and select mode are supported
- (4) Interrupt is generated after completion of conversion.
- (5) Conversion time: 5 μs (min).

DMAC

This MCU contains a two channel direct memory access controller which transfers data between memory and memory, between I/O and memory, and between I/O and I/O.

(1) Number of channels: 2 channels

(2) Channel priority level: Fixed mode

Channel priority level is always fixed (channel 0 > 1).

Round-robin

Priority level of the channel requested for transfer is kept lowest.

- (3) Maximum number of transfers: 65,536 times (64K times)
- (4) Data transfer size: Byte (8 bits), half-word (16 bits), word (32 bits)

(5) Bus request system: Cycle steal mode: Bus request signal is asserted for each DMA transfer cycle.

Burst mode: Bus request signal is asserted until all transfers of transfer cycles

are complete.

(6) DMA transfer request: Software request: By setting the software transfer request bit within DMAC, the

CPU starts DMA transfer.

External request: DMA transfer is started by external request allocated to each

channel.

(7) Interrupt request: Interrupt request is generated in CPU after the end of DMA transfers for the set

number of transfer cycles or after occurrence of error.

Interrupt request signal is output separately for each channel. Interrupt request signal output can be masked for each channel.

External Memory Controller

Controls access of externally connected devices such as ROM (FLASH), SRAM, SDRAM (EDO DRAM), and IO devices.

(1) ROM (FLASH) access function

Supports 16-bit device

Supports FLASH memory: Byte write (can be written only by IF equivalent to SRAM).

Access timing setting

(2) SRAM access function

Supports 16-bit device

Supports asynchronous SRAM

Access timing setting

(3) DRAM access function

Supports 16-bit device

Supports EDO/SDRAM: Simultaneous connections to EDO-DRAM and SDRAM are not supported.

Access timing setting

(4) External IO access function

Supports 8-bit/16-bit device

Supports 2 banks independently

Supports external wait input: XWAIT (IO bank 0 only)

Access timing setting (for each bank)

Power Management

HALT and STANDBY functions are supported as power save functions.

(1) HALT mode

HALT object

CPU, internal RAM, AHB bus control

HALT mode setting: Set by the system control register.

HALT mode cancelling: Reset, interrupt

(2) STANDBY mode

Stops the clock of entire MCU.

STANDBY mode setting: Specified by the system control register.

STANDBY mode cancelling: Reset, external interrupt (other than FIQ)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Conditions	Rating	Unit	
Digital power supply voltage (core)	V_{DD_CORE}		-0.3 to +3.6		
Digital power supply voltage (I/O)	V_{DD_IO}		-0.3 to +4.6		
Input voltage	Vı		-0.3 to V _{DD_IO} +0.3	.,	
Output voltage	Vo		-0.3 to V _{DD_IO} +0.3	V	
Analog power supply voltage	AV_{DD}	GND = AGND = 0 V	-0.3 to V _{DD_IO} +0.3		
Analog reference voltage	V_{REF}	Ta = 25°C	-0.3 to V_{DD_IO} +0.3 and -0.3 to AV_{DD} +0.3		
Analog input voltage	V _{AI}		-0.3 to V _{REF}		
Input current	I _I		-10 to +10		
High level output current	I _{OH}		+10	A	
Low level output current [1]			-20	mA	
Low level output current [2]	I _{OL}		-30		
Power dissipation	er dissipation P_D $Ta = 85^{\circ}C$ $per package$		530	mW	
Storage temperature	T _{STG}	_	-50 to +150	°C	

Notes

- 1. All output pins except XA[15:0]
- 2. XA[15:0]

RECOMMENDED OPERATING CONDITIONS

(GND = 0 V)

Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Digital power supply voltage (core)	V_{DD_CORE}	W W	2.25	2.5	2.75	
Digital power supply voltage (I/O)	V_{DD_IO}	$V_{DD_IO} \rightarrow V_{DD_CORE}$	3.0	3.3	3.6	V
Analog power supply voltage	AV_{DD}	$A_{VDD} = V_{DD_IO}$	3.0	3.3	3.6	
Analog reference voltage	V_{REF}	$V_{REF} = A_{VDD} = V_{DD_IO}$	3.0	3.3	3.6	
Storage hold voltage	V_{DDH}	$f_{OSC} = 0 Hz$	2.25	_	3.6	
Operating frequency	f _{osc}	$V_{DD_CORE} = 2.25 \text{ to } 2.75$ $V_{DD_IO} = 3.0 \text{ to } 3.6^{[1]}$	1	_	33.333	MHz
Ambient temperature	Та	_	-40	25	+85	°C

Note

^{1.} Oscillator frequencies between 16 MHz and 33 MHz. Minimum of 2.56 MHz for external SDRAM. Minimum of 6.4 MHz for external EDO DRAM. Minimum of 2 MHz for analog-to-digital converter.

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD_CORE} = 2.25 \text{ to } 2.75 \text{ V}, V_{DD_IO} = 3.0 \text{ to } 3.6 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C})$

Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit	
High level input voltage	V _{IH}		2.0	1	V _{DD_IO} +0.3		
Low level input voltage	V _{IL}		-0.3	_	0.8		
	V _{T+}	_	_	1.6	2.1		
Schmitt input buffer threshold voltage	V _{T_}		0.7	1.1	_		
illeshold voltage	V _{HYS}		0.4	0.5	_		
I Pala Laurel and track and track		I _{OH} = -100 μA	V _{DD} -0.2	_	_	V	
High level output voltage	V _{OH}	$I_{OH} = -4 \text{ mA}$	2.4	_	_		
Low level output voltage		I _{OL} = 100 μA	_	_	0.2		
Low level output voltage [1]	V _{OL}	I _{OL} = 4 mA	_	_	0.4		
Low level output voltage [2]		I _{OL} = 6 mA	_	_	0.4		
Input leak current [3]		$V_I = 0 \text{ V/V}_{DD_IO}$	-10	_	10		
Input leak current [4]	I _{IH} /I _{IL}	V₁ = 0 V Pull-up resistance of 50 k↑	10	66	200	∝A	
Output leak current	I _{LO}	$V_O = 0 \text{ V/V}_{DD_IO}$	-10	_	10		
Input pin capacitance	Cı	_	_	6	_		
Output pin capacitance	Co	_	_	9	_	pF	
I/O pin capacitance	C _{IO}	_	_	10	_		
Analog reference power supply		Analog-to-digital converter operative [5]	_	320	650	٨	
current	I _{REF}	Analog-to-digital converter stopped	_	1	2	∝A	
Current consumption	I _{DDS_CORE}	Ta = 25°C ^[6]	_	3	45	∝A	
(STANDBY)	I _{DDS_IO}	1a = 25 C	_	1	5	≪A	
Current consumption (HALT) [7]	I _{DDH_CORE}		_	8	15	mΛ	
Current consumption (HALT)	I _{DDH_IO}	f _{OSC} = 16 MHz	_	2	5	mA	
Current consumption (RUN)	I _{DD_CORE}	C _L = 50 pF	_	15	25	mΛ	
ounent consumption (RON)	I _{DD_IO}		_	18	30	mA	


Notes


- 1. All output pins except XA[15:0]
- 2. XA[15:0]
- 3. All input pins except RESET_N
- 4. RESET_N pin, with 50 k_ pull-up resistance
- 5. Analog-Digital Converter operation ratio is 20%
- 6. V_{DD_IO} or 0 V for input ports; no load for other pins
- 7. DRAM function stop by MODE pin setting


Power Consumption


The values in the following charts are measured values in the operating conditions indicated.

The samples were taken during normal operation in ARM mode with all peripheral clocks activated. Instructions were being executed from external memory.









Analog-to-Digital Converter Characteristics

 $(V_{DD CORE} = 2.50 \text{ V}, V_{DD IO} = 3.3 \text{ V}, Ta = 25^{\circ}\text{C})$

		(DD_CORE = 0 1, DD_IO = 0 1, 10					
Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit	
Resolution	n	_	_	_	10	bit	
Linearity error	EL		_	±3	_	LSB	
Differential linearity error	E _D	Analog input source impedance	_	±3	_		
Zero scale error	Ezs	Ri 1k↑	_	±3	_		
Full scale error	E _{FS}	IN IN	_	±3	_		
Conversion time	t _{CONV}	_	5	_	_	≪s	
Throughput		_	10	_	200	kHz	


Note: VDD_IO and AVDD should be supplied separately.


Definition of Terms

- Resolution: Minimum input analog value recognized. For 10-bit resolution, this is (VREF Aground) | 1024
- (2) Linearity error: Difference between the theoretical and actual conversion characteristics. (Note that it does not include quantization error.) The theoretical conversion characteristic divides the voltage range between VREF and AGND into 1024 equal steps.
- (3) Differential linearity error: Difference between the theoretical and actual input voltage change producing a 1-bit change in the digital output anywhere within the conversion range. This is an indicator of conversion characteristic smoothness. The theoretical value is (VREF Aground) | 1024.
- (4) Zero scale error: Difference between the theoretical and actual conversion characteristics at the point where the digital output switches from "0x000" to "0x001."
- (5) Full scale error: Difference between the theoretical and actual conversion characteristics at the point where the digital output switches from "0x3FE" to "0x3FF."

PACKAGE DIMENSIONS

(Unit: mm)





Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact an Oki sales person for the product name, package name, pin number, package code, and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document		Page				
No.	Date	Previous Current Edition Edition		Description		
PEDL674000-01	Oct., 2001	-	-	Preliminary edition 1		
PEDL674000-02		-	_	Preliminary edition 2		
		1	1	Feature Table rewritten.		
	May 17, 2002	2-13	2-12	Pin names are changed.		
		14-16	13-15	Description rewritten.		
		17	16-37	Electrical characteristics added.		
FEDL674000-01		-	-	Final edition 1		
		1	1	Number of interrupt sources corrected.		
	Aug. 8, 2002	8	8	TBE signal description corrected.		
		8	8	Pin numbers of XA[23:19] and XA[18:0] corrected.		
		15-36	15-50	Description rewritten.		
FEDL674000-02	Nov. 8, 2002	-	-	Final edition 2		
		1	1 to 2	Description changed. Add 144-pin LFBGA package.		
		1	5	Add Pin layout for LFBGA package.		
		4 to 7	6 to 9	Change table of pin list.(Add LFBGA description and correct some descriptions.)		
		8 to 11	10 to 13	Change table of pin description. (Correct some descriptions.)		
		12 to 14	14 to 16	Description changed.		
		18 to 50	-	Description of AC characteristics Deleted. Please refer to User's Manual.		
		51	21	The values of Zero scale error and Full scale error of Analog-to-Digital converter are corrected.		
		-	23	Add Package Dimensions for LFBGA package.		
FEDL674000-02.1 320307-003	Dec. 20, 2002	1	1	Description enhancement, addition of Features and Applications sections		
		1	2	Enhancement and name change of Specification Overview section		
		-	-	Miscellaneous non-technical or typographical enhancements.		

Notes:

The information contained herein can change without notice owing to product and/or technical improvements.

Please make sure before using the product that the information you are referring to is up-to-date.

The outline of action and examples of application circuits described herein have been chosen as an explanation of the standard action and performance of the product. When you actually plan to use the product, please ensure that the outside conditions are reflected in the actual circuit and assembly designs.

Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters outside the specified maximum ratings or operation outside the specified operating range.

Neither indemnity against nor license of a third party's industrial and intellectual property right,etc.is granted by us in connection with the use of product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.

When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges, including but not limited to operating voltage, power dissipation, and operating temperature.

The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Certain parts in this document may need governmental approval before they can be exported to certain countries. The purchaser assumes the responsibility of determining the legality of export of these parts and will take appropriate and necessary steps, at their own expense, for export to another country.

μPlat is a trademark of Oki Semiconductor. AMBA and THUMB are trademarks, and ARM, ARM7TDMI, and the ARM powered logo are registered trademarks of Advanced RISC Machines, Ltd.

Copyright 2002 Oki Semiconductor

Oki Semiconductor reserves the right to make changes in specifications at anytime and without notice. This information furnished by Oki Semiconductor in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Oki Semiconductor for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Oki Semiconductor.



Semiconductor Products

Northwest Area

785 N. Mary Avenue Sunnyvale, CA 94085 408/720-1900 Tel: Fax: 408/720-8965

Northeast Area

Shattuck Office Center 138 River Road Andover, MA 01810 Tel: 978/688-8687 617/489-3092 Fax: 978/688-8896

North Central Area

300 Park Blvd., Suite 301 Itasca, IL 60143 630/250-1313 Tel: Fax: 630/250-1414

Southwest and South Central Area

1902 Wright Place, Suite 200 Carlsbad, CA 92008 760/918-5830 Tel: 760/918-5832 760/918-5505

Southeast Area

Fax:

4800 Whitesburg Drive # 30 PMB 263 Huntsville, AL 35802 Tel: 256/468-7037

Oki Web Site:

http://www.okisemi.com/us

Oki Stock No: 320307-003

Oki Semiconductor

Corporate Headquarters

785 N. Mary Avenue Sunnyvale, CA 94085-2909 Tel: 408/720-1900 Fax: 408/720-1918